Mobile World Congress 2026 will be a turning point for the world's semiconductor and connectivity ecosystem. With mobile platforms, edge computing, automotive devices, and industrial platforms converging towards software-defined and AI-enabled platforms as well as security-focused ones, the industry is re-evaluating choices of processors as fast as possible. RISC-V is at the core of this change, an open instruction set architecture that is transforming the way semiconductor IP cores are established, licensed,d and deployed. It is against this backdrop that T2M IP is poised to present its production-proven RISC-V IP Core Portfolio at Mobile World Congress 2026 in the context of how open, scalable processor IP is facilitating the next generationof mobile, edge, and connected systems.
This blog will take a detailed look at the RISC-V IP Core Portfolio of T2M IP, its architecture, its product line, and how it can be used in the real world in mobile infrastructure, IoT, automotive connectivity, and industrial edge applications. It also answers why RISC-V semiconductor IP cores which have already been proven in production are becoming key building blocks of silicon platforms fit to survive in the future.
In the past, mobile world congress has been one of the platforms to demonstrate connectivity, mobile computing, and semiconductor progress. Over the past years, there has been a considerable change towards open systems as system architects stop using closed, and license intensive, instruction set architectures in favor of open standards. The RISC-V has become an attractive alternative as an open-specified, extensible, and well-moving ecosystem.
In the case of mobile and connected devices, silicon differentiation is possible as processor behavior can be customized without the need to license the processor. RISC-V enables semiconductor manufacturers to select only the features required to them and still be compatible in a larger software ecosystem. This flexibility is especially significant to 5G, edge AI, automotive connectivity, and industrial IoT platforms, which require specialized compute, real-time responsiveness, and long product lifecycle.
With the rapid adoption of RISC-V, the industry is no longer interested in experimental cores, but rather in semiconductor IP core products that are proven in production. Mobile and infrastructure markets require silicon which has been tested in real life applications, whose performance, power consumption, and reliability can be predicted. The attendance of Mobile World Congress 2026 by T2M IP highlights the fact that it is more than just an innovative IP core company; it has been field-tested and is ready to be produced in mass.
T2M IP is an IP manufacturer of semiconductor that specialises in the provision of high quality, configurable RISC-V processor IP, and SoC components. The philosophy of the company is to empower the customers to create differentiated silicon solutions at minimum design risk and development time. T2M IP serves markets where long-term support, security, and scalability are a must, such as mobile infrastructure, automotive systems, industrial automation, and edge devices of the internet of things.
The RISC-V IP Core Portfolio launched by the Mobile World Congress 2026 is the manifestation of this vision with the integration of the efficiency of performance, the flexibility of architecture, and the support of the ecosystem.
T2M IP has the 32-bit RISC-V processor cores in its portfolio which are adjusted to embedded applications and connected applications. These cores are low power optimized, small silicon area, deterministic real time designs. They are designed to be used in mobile peripherals, connectivity modules, sensor hubs, and control processors of smartphones, base stations, and edge gateways.
The 32-bit cores are capable of standard RISC-V base instruction sets with popular extensions supporting efficient execution of code without software compatibility. Their architecture of the pipelines is designed to respond to fast interrupts and low predictable latency, which is the best fit in real time operating systems that are mostly utilized in communication and control systems.
These processor IP cores are tested in silicon, having also been tested in silicon in a number of customer designs. Their maturity minimizes integration risk to SoC designers where high volume markets are targeted.
In workloads which are more compute-intensive, T2M IP provides 64-bit RISC-V application-class cores. These semiconductor IP cores are developed to serve edge computing, mobile infrastructure processing, and advanced connectivity platform applications where greater performance and operating system capability are needed.
The 64-bit cores have scalable microarchitectures which can be configured to single core or multi-core deployment. They incorporate support of virtual memory, exceptional handling, and hierarchy of caches meant to support high instruction throughput. Such capabilities support the running of complex software stacks such as Linux and other higher-level operating systems that are being used more often in edge and mobile infrastructure settings.
These RISC-V IP cores support the increasing demands of processing applications at the network edge by integrating performance scalability with design efficiency.
Increasingly, modern mobile and connected systems make use of local intelligence in order to process data near the source. The RISC-V IP Core Portfolio offered by T2M IP includes optional IP blocks of the accelerators intended to improve the performance of artificial intelligence inference and signal processing workloads.
These accelerators are paired with the primary RISC-V processor cores, and they offload compute-intensive tasks, including vector math, filtering, and neural network inference. The close integration of processors with accelerators helps to reduce the latency time and consumes less power than software-only versions.
This feature is especially applicable to mobile network equipment, edge AI nodes and smart IoT devices where real-time data processing is a key feature.
Security is a mandatory condition in mobile and connected systems. T2M IP offers specific security and cryptographic semiconductor IP cores, which are compatible with its RISC-V processors. These security engines are cryptography algorithms that are commonly found and they work to secure the data, firmware and communication channels against unauthorized access.
The hardware security implementation enhances the performance and minimizes the attack surface as opposed to the software based implementations. This is particularly critical in mobile infrastructure, automotive connectivity and industrial systems which should satisfy the high level of security requirement.
One notable feature of T2M IP RISC-V IP Portfolio is that it is modular. The core configurations, cache sizes, memory interfaces and optional extensions can be customized to suit a particular application requirement by designers. This configurability enables semiconductor vendors to make differentiated SoC with the help of not having to re-architecture a complete processor subsystem.
This modularity facilitates fast design reuse and reuse in many platforms in the mobile and edge markets where product variants are typical.
Mobile devices and edge devices and infrastructure require power efficiency as thermal and energy limits directly affect performance and reliability. RISC-V semiconductor IP cores of T2M IP are designed to achieve the best performance per watt, with instruction execution being streamlined and the pipeline design being efficient.
This performance allows designers to use additional compute power on finite power constraints, the latest functions, like AI inference, security processing, and connectivity on multiple protocols.
The cores in T2M IP are based on RISC-V specification and can be used with standard compilers, debuggers and operating systems. This compatibility will enable developers to use the expanding RISC-V software ecosystem and save on development time and speed up time-to-market.
These cores can support real-time operating systems and high-level operating systems, which makes them appropriate to a very large variety of mobile and connected applications.
Among the various highlights of Mobile World Congress 2026 is the fact that the RISC-V cores of T2M IP have been production-proven. These semiconductor IP cores have been incorporated in customer SoCs and tested in actual operating conditions. This degree of maturity is necessary in the mobile and infrastructure markets where reliability and life cycle support are very vital.
IP that has been proven in production lowers the risk of expensive silicon respins and helps in speeding up certification cycles and this is particularly precious in highly regulated markets.
T2M IP uses extensive verification techniques, such as functional simulation, formal verification and system-level validation. These methods are the assurance of the performance, power, and reliability targets of each RISC-V IP core prior to being deployed by its customer.
Long product lifespan is another scheme that the verification strategy administers, which necessitates mobile infrastructure and industrial systems that serve over long years of operation.
T2M IP will showcase its RISC-V IP Core Portfolio at Mobile World Congress 2026 that supports mobile infrastructure platforms (base stations, edge servers and network processing units). Such systems need a mixture of high processing performance, real-time control, and powerful security.
The implemented designs demonstrate that RISC-V cores can efficiently handle control plane operations, protocol processing, and edge analytics and be energy efficient and scalable.
IoT and smart device applications are also covered in the portfolio and in these applications, small, low-power processors are necessary. The embedded RISC-V cores of T2M IP make connected devices intelligent, securely connected, and process data locally in a broad spectrum of devices.
These abilities are consistent with the increasing need of edge intelligence in the consumer, industrial, and smart city uses.
Car stacks are becoming more connected and edge computing based to support features like vehicle-to-everything communication and software-defined operation. T2M IP has RISC-V semiconductor IP cores that help the trends through an ability to offer scalable computing, security, and long-term reliability that can be used in automotive-grade systems.
The introduction of RISC-V IP cores enables semiconductor firms to lessen reliance on proprietary architecture and related licensing fees. This change allows us to control product roadmaps in a more effective way and creates innovation at the architectural-level.
The portfolio of T2M IP is a good example of how the open architecture can successfully satisfy the high requirements of the mobile and connected markets without deteriorating the quality and performance.
Customization is growing in a competitive market. The ability to enable customers to provide application-specific features directly in hardware is a feature of RISC-V and T2M IP that is made possible by its modular design approach. This facility can facilitate performance, security, and power efficiency differentiation.
The competitive markets are becoming more and more concerned with customization. The extensibility of the RISC-V with the modular design philosophy of T2M IP allows customers to add application specific functionality in hardware. This is facilitated by differentiation in performance, security, and power efficiency.
The emergence of RISC-V IP cores by T2M IP on the stage of Mobile World Congress 2026 will be considered an important milestone in the history of open processor design. Through a portfolio of complete RISC-V IP Cores which encompass embedded, application-class, accelerator and security IP, T2M IP has proven that RISC-V is prepared for even the most demanding mobile, edge and connected applications.
With the continuation of open standards and software-defined platforms in the semiconductor industry, dependable, scalable, and flexible semiconductor IP cores are getting the spotlight. The offerings of T2M IP will fit this requirement by integrating architectural openness and production grade maturity.
The participation of T2M IP by designers and system architects at Mobile World Congress 2026 will send a strong message: RISC-V is not a possibility in the future, but it is an immediate basis to the next generation of mobile and connected silicon.
| No comments yet. Be the first. |
